I. INTRODUCTION
Dc-dc Pulse Width Modulated (PWM) power converters are widely used in industrial and domestic applications. From control point of view, operation of these systems can be considered as a tracking problem, where the output quantity (output voltage, o V ) is required to follow a reference command with low transient and steady state error. The topic of control of this family of systems is very interesting and involved, as these are inherently time varying (variable structure), and non-linear systems with complex behavior.
State space averaging method is the most commonly used approach for modeling dc-dc converters [1] for closed loop control design purpose. The averaged (continuous time domain) model is linearized by applying small perturbations to the state variables. Although this approach results in an approximate dynamical model of the system, it is still preferred over other approaches, such as the hybrid modeling and control [2] whose implementation is very difficult.
Once the modeling is done, an appropriate controller (compensator) is needed to be designed. Various aspects of robust control of a buck converter, both in current and voltage control modes, have been discussed and reported [3] . Several non-linear control techniques such as the fuzzy control, H ∞ control, micro synthesis (μ) control and the sliding mode control have also been used [4] [5] [6] [7] . But the problem with these techniques is that they involve laborious task of determining the weighting functions and their implementation is not easy.
In contrast to the controllers mentioned above, the Quantitative Feedback Theory (QFT) [8] can be used, even if only measured frequency response of the plant is available (i.e., identification of a rational transfer function model is not required always), the design is very transparent and easy. In QFT, the "optimal" nominal loop is the one that satisfies the bounds, achieves nominal closed loop stability and minimizes the high-frequency gain. QFT control of a buck converter has been reported earlier [9] , but no details were given about the pre-filter design. Also, the performance of the QFT controller was not compared with any other controllers. Actual hardware implementation details were also not reported. This paper presents the details of FPGA (Field Programmable Gate Array) implementation of a QFT based controller for a buck type dc-dc power converter and its comparison with PID and fractional order PID controllers. Computer simulations of the QFT based approach as well as integral order and fractional order PID controllers have been performed. State space averaged and linearized model of the converter is used for control loop design. All the details of this work are presented in the subsequent sections of this paper.
II. QFT BASED CONTROLLER DESIGN AND SIMULATIONS
Bode's idea to use loop shaping to design the controllers, which are insensitive to gain variations, was extended by Horowitz to controllers that are insensitive to gain and phase variations of the plant, resulting in the QFT method [8] . QFT technique is mainly useful for three reasons [9] : (i) It quantitatively evaluates the requirements of the given family of plants in terms of stability, tracking and disturbance rejection.
(ii) It considers plant parametric variations, which results in robust stability and performance. (iii) It makes use of frequency response of the system being controlled.
Moreover, the controller synthesis can be carried out with the help of an interactive CAD tool [10] which lets the designer to roughly figure out the controller order, prior to design. General implementation block diagram of a QFT based controller is shown in Fig. 1 . A typical 2 nd order buck type dc-dc power converter, shown in Fig. 2 , is considered as the example system. The input dc voltage (V g ) of the prototype buck converter, considered for this work is 25V, and the nominal output voltage, o V is 12V. The load resistance, R = 12Ω, L = 335μH and C = 180μF. The parasitic element r L is estimated to be 20mΩ, d is the duty cycle of the PWM signal. The control to output, small signal transfer function of a buck converter, obtained using state space averaging, is given by:
In the transfer functions, 
The bode plot of transfer function given in (2) is shown in Fig. 3 o , Gain margin = 6db. Fastest response or specifications of upper boundary system: Order: 2, % Overshoot: 12, Settling time: 2.5 msec. Slowest response or specifications of lower boundary system: Order: 3, % Overshoot: 0, Settling time: 3.5msec. The nominal plant traversal (on the Nyquist plot) was loop shaped to be as close as possible to the stability bound and just above the tracking bounds for as many frequencies as possible during the controller design to ensure that the controller is most optimally tuned. Fig. 4 shows nominal plant traversal after loop shaping. The designed controller is of second order which includes an integrator. The transfer function of the controller is given by: 
where CO is controller output, EI is the error input. The bode plot of buck converter with controller is shown in Fig.  5 where it can be seen that phase margin of the system improved to 61.1 o . Bode plots of closed loop transfer functions of buck converter for different values of Vg and R are considered in pre-filter design environment. After embedding the controller (3) in the control loop, it is observed that the maximum of all differences between the closed loop gain of every (any) two possible buck converter transfer functions is less than the difference in gain of lower and upper boundary systems for all frequencies considered in the design. But to get these bode plots of closed loop transfer functions in between those of boundary systems, a pole is added at 2000 rad/sec, in filter design environment. Thus, the pre-filter transfer function is given by:
where PF is pre-filter output and SP is the setpoint input. Bode plots of closed loop transfer functions, with pre-filter (4) included, are shown in Fig. 6 . Though single pole is not realizable after discretization, a causal difference equation is obtained and used. The performance of the buck converter is simulated with the controller (3) and pre-filter (4) and the resulting output voltage response, is shown in Fig. 7 . It can be observed that settling time is 2.7msec and no overshoot occurs. The output voltage response of the converter, when the input dc voltage is varied in a step manner from 25V to 20V at 1msec and to 35V at 7 msec is shown in Fig. 8 . The output voltage response of the converter when the load resistance is varied from 12Ω to 30Ω at 1msec and to 6Ω at 7 msec is shown in Fig. 9 . 
The output voltage response of the buck converter with above controller (a pole was added in (5) which would not affect the dynamics of the system to obtain a proper transfer function) for a step input of 12V was simulated and is shown in Fig. 10 . It can be observed from Fig. 10 that the settling time is 3msec and the overshoot is 15.8%. Though settling time is almost same as in the QFT controller, an overshoot is observed here. If overshoot is reduced, it results in an increase of settling time -thus QFT based controller for this application is better than PID controller. The probable reason is the transparency in QFT design where we can get almost exact desired response. 
CO: controller output, EI: error input.
A significant advantage of this type of controller is that it is less sensitive to changes in system parameters and to changes in parameters of controller itself. This is due to two extra degrees of freedom (α and β) which can better adjust the dynamical properties of the fractional order control system [11] .
A controller, based on FOPID, was designed with the following specifications: Phase margin = 60 o and Gain margin = 6db [same as that for QFT and PID controllers]. These two specifications lead to four basic equations (Magnitude and phase conditions for both stability margins). 
For simulating its performance, first the controller referred by (6) was discretized using Tustin approximation and then converted to continuous time domain transfer function using zero order hold method. The performance of the buck converter with FOPID controller for a step input of 12V is simulated and its output voltage response is shown in Fig. 11 . It is observed that the settling time is 4msec, which is slightly more than that with QFT based controller. 
V. FPGA IMPLEMENTATION OF QFT BASED CONTROLLER
Pre-filter and controller transfer functions, designed using QFT technique, are discretized using zero order hold on input method, with a sampling frequency of 100kHz, the corresponding difference equations are implemented in FPGA SPARTAN-3 DSP proto board (XC3S-PQ208). It is coded using Handel-c language. The code consists of three modules (routines). The first routine handles the ADC communication. The second routine computes the output of the QFT controller while the third routine handles DAC communication. Output voltage is read in to FPGA using ADC AD7891 (provided on the FPGA board itself) whose maximum sampling frequency is 125kHz.
Set point is read from a combination of on/off toggle switches provided on the FPGA board. All the internal calculations are done in fixed point using fixed point library, provided with Handel-c. The controller output is obtained from FPGA through DAC AD7541 provided on the protoboard. This output is compared externally with a sawtooth wave, generated using a signal generator (IC 8038) and the required PWM pulses are generated. These pulses are passed through optical isolator HPCL-3120 and are fed into the gate of the power MOSFET (marked as 'S' in Fig. 1 ) of the buck dc-dc converter. Hardware implementation block diagram of the complete is shown in Fig. 12 . The transient voltage response of the buck converter controlled using FPGA is captured and shown in Fig. 13 where settling time is around 3msec and an overshoot of 2.5% was observed. Fig. 16 shows response for change in load from 12Ω to 6Ω where transient ended for around 1.5msec. Hardware setup used is shown in Fig. 17 and Table 1 shows FPGA utilization report generated by XILINX ISE software. Overall the QFT controller has shown encouraging results both in the form of performance and implementation. 
